



Lecture (08.02) The JFET


By:

Dr. Ahmed ElShafee


Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II

JFET Basic Structure

- Figure shows the basic structure of an n -channel JFET (junction field-effect transistor).
- Wire leads are connected to each end of the n -channel; the **drain** is at the upper end, and the **source** is at the lower end.
- Two p -type regions are diffused in the n -type material to form a **channel**, and both p -type regions are connected to the **gate** lead.
- For simplicity, the gate lead is shown connected to only one of the p regions.
- A p -channel JFET is shown in Figure




(a) n channel



(b) p channel

Basic Operation


- To illustrate the operation of a JFET, Figure shows dc bias voltages applied to an n -channel device.
- V_{DD} provides a drain-to-source voltage and supplies current from drain to source.
- V_{GG} sets the reverse-bias voltage between the gate and the source, as shown.



٣

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II


- a negative gate voltage produces a depletion region along the pn junction, which extends into the n channel and thus increases its resistance by restricting the channel width.
- The channel width and thus the channel resistance can be controlled by varying the gate voltage, thereby controlling the amount of drain current, I_D .




٤

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II

- The white areas represent the depletion region created by the reverse bias.
- It is wider toward the drain end of the channel because the reverse-bias voltage between the gate and the drain is greater than that between the gate and the source



(a) JFET biased for conduction




(b) Greater V_{GG} narrows the channel (between the white areas) which increases the resistance of the channel and decreases I_D .

o

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II

•




(c) Less V_{GG} widens the channel (between the white areas) which decreases the resistance of the channel and increases I_D .

7

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II

JFET Symbols

- The schematic symbols for both n -channel and p -channel JFETs are shown in Figure




Y

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II

FET characteristic and parameters

- The JFET operates as a voltage-controlled, constant-current device.
- ($V_{GS} = 0$ V), gate to the source both are grounded.
- As V_{DD} (and thus V_{DS}) is increased from 0 V, I_D will increase proportionally,





A



Dr. Ahmed ElShafee, ACU : Fal

(b) Drain characteristic

- In this area, the channel resistance is essentially constant because the depletion region is not large enough to have significant effect
- This is called the ohmic region because V_{DS} and I_D are related by Ohm's law





- At point B , enters the active region where I_D becomes essentially constant.
- As V_{DS} increases from point B to point C , the reverse-bias voltage from gate to drain (V_{GD}) produces a depletion region large enough to offset the increase in V_{DS} , thus keeping I_D relatively constant.





Pinch-Off Voltage

- For $V_{GS} = 0$ V, the value of V_{DS} at which I_D becomes essentially constant, point B on the is the **pinch-off voltage**, V_P .
- For a given JFET, V_P has a fixed value. a continued increase in V_{DS} above the pinchoff voltage produces an almost constant drain current.
- This value of drain current is I_{DSS} (Drain to Source current with gate Shorted) and is always specified on JFET datasheets.









- I_{DSS} is the *maximum* drain current that a specific JFET can produce regardless of the external circuit, and it is always specified for the condition, $V_{GS} 0$ V.



Breakdown

- **breakdown** occurs at point C when I_D increase very rapidly with any further increase in V_{DS} .
- Breakdown can result in irreversible damage to the device, so JFETs are always operated below breakdown and within the active region (constant current)





Thanks,..
See you next week (ISA),...

Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II