

Electronic Circuits II – Laboratory 01 Voltage Divider Bias

#	Student ID	Student Name	Grade (10)	Instructor signature
1				
2				
3				
4				
5				

Delivery Date	
---------------	--

Objective

The objective of this exercise is to examine the voltage divider bias topology and determine whether or not it produces a stable Q point. Various potential troubleshooting issues are also explored.


Theory Overview


One of the problems with simpler biasing schemes such as the base bias is that the Q point (I_C and V_{CE}) will fluctuate with changes in beta. This will result in inconsistent circuit performance. A possible solution is to attempt to place a fixed voltage across an emitter resistor. This will result in a stable emitter current, and by extension, stable collector current and collector-emitter voltage. As beta varies, this change will be reflected in a change in base current. With proper design, this change in base current will have little overall impact on circuit performance. One method of obtaining a stable voltage across the emitter resistor is to apply a stiff voltage divider to the base. “Stiff”, in this case, means that the current through the divider resistors should be much higher than the current tapped off of the divider (the current being tapped off is the base current). By doing so, variations in base current will not excessively load the divider and this will lead to a very stable base voltage. The emitter voltage is one base-emitter drop less, and is the potential across the emitter resistor. Hence, the emitter resistor’s voltage will be kept stable. When troubleshooting, circuit faults often result in either shorted or open components. Typically this will alter the circuit radically and push the Q point into either cutoff or saturation. The fault may also alter the DC load line itself. Once the transistor goes into either cutoff or saturation, normal linear operation will be lost.

Equipment

- (1) Adjustable DC Power Supply
- (1) Digital Multimeter
- (3) Small signal transistors (2N3904)
- (1) 3.3 k Ω resistor $\frac{1}{4}$ watt
- (1) 4.7 k Ω resistor $\frac{1}{4}$ watt
- (1) 5.6 k Ω resistor $\frac{1}{4}$ watt
- (1) 10 k Ω resistor $\frac{1}{4}$ watt

Schematic





Procedure

DC Load Line

1. Consider the circuit of Figure 1 using $V_{cc} = 10$ volts, $R_1 = 10$ k Ω , $R_2 = 3.3$ k Ω , $R_e = 4.7$ k Ω and $R_c = 5.6$ k Ω . Using the approximation of a lightly loaded “stiff” voltage divider, determine the ideal end points of the DC load line and the Q point, and record these in Table 1. Circuit Voltages and Beta

2. Continuing with the component values indicated in step one, compute the theoretical base, emitter and collector voltages, and record them in Table 2 (Theory).

Design

3. The collector current of the circuit can be altered by a variety of means including changing the emitter resistance. If the base voltage is held constant, the collector current is determined by the emitter resistance via Ohm’s Law. Redesign the circuit to achieve half of the quiescent collector current recorded in Table 1. Obtain a resistor close to this value, swap out the original emitter resistor and measure the resulting current. Record the appropriate values in Table 4.

Troubleshooting

4. Return the original emitter resistor to the circuit. Consider each of the individual faults listed in Table 5 and estimate the resulting base, emitter and collector voltages. Introduce each of the individual faults in turn and measure and record the transistor voltages in Table 5.

Data Tables

Table 1

VCE (Cutoff)	
IC (Sat)	
VCEQ	
ICQ	

Table 2

VB Thry	VE Thry	VC Thry	VB Exp	VE Exp	VC Exp	%D VB	%D VE	%D VC

Table 3

IB	IC	β

Table 4

RE Actual	IC Measured

Table 5

Issue	VB	VE	VC
R2 Short			
RE Open			
RC Short			
RC Open			
VCE Short			

