

# Electronic Circuits – Assignment

## 04

# Diodes applications 3

#	Student ID	Student Name	Grade (10)
-			

Delivery Date	
---------------	--



1. يتم تسليم التمرين محلولا في خلال أسبوع من تاريخ التمرين، و يتم حذف درجتين من التمرين عن كل أسبوع تأخير
2. يتم التسليم لمعيد المقرر مباشرة
3. تتم أجابه التمرين في نفس ورق الأسئلة







#		
1	A bridge rectifier uses four diodes.	
2	The purpose of the capacitor filter in a rectifier is to convert ac to dc.	
3	A smaller filter capacitor reduces the ripple.	
4	A diode limiter is also known as a clipper.	
5	Voltage multipliers use diodes and capacitors.	

MCQ 1

#	Question	
1	<p>If one of the diodes in Figure opens, the average voltage to the load will</p>  <p>(a) increase (b) decrease (c) not change</p>	
2	<p>If the capacitor value in Figure is decreased, the output ripple voltage will</p>  <p>All diodes are 1N4001.</p> <p>(a) increase (b) decrease (c) not change</p>	

3	<p>If the bias voltage in Figure is decreased, the positive portion of the output voltage will</p>  <p>(a) increase (b) decrease (c) not change</p>
4	<p>If the value of <math>R_3</math> in Figure is decreased, the positive output voltage will</p>  <p>(a) increase (b) decrease (c) not change</p>
5	<p>The ideal dc output voltage of a capacitor-input filter is equal to</p> <p>(a) the peak value of the rectified voltage (b) the average value of the rectified voltage (c) the rms value of the rectified voltage</p>
6	<p>A 60 V peak full-wave rectified voltage is applied to a capacitor-input filter. If <math>f = 120</math> Hz, <math>RL = 10</math> k , and <math>C = 10</math> F, the ripple voltage is</p> <p>(a) 0.6 V (b) 6 mV (c) 5.0 V (d) 2.88 V</p>

7	Line regulation is determined by <b>(a)</b> load current <b>(b)</b> zener current and load current <b>(c)</b> changes in load resistance and output voltage <b>(d)</b> changes in output voltage and input voltage	
8	A 10 V peak-to-peak sinusoidal voltage is applied across a silicon diode and series resistor. The maximum voltage across the diode is <b>(a)</b> 9.3 V <b>(b)</b> 5 V <b>(c)</b> 0.7 V <b>(d)</b> 10 V <b>(e)</b> 4.3 V	
9	In a certain positive clamper circuit, a 120 V rms sine wave is applied to the input. The dc value of the output is <b>(a)</b> 119.3 V <b>(b)</b> 169 V <b>(c)</b> 60 V <b>(d)</b> 75.6 V	
10	If the input voltage to a voltage tripler has an rms value of 12 V, the dc output voltage is approximately <b>(a)</b> 36 V <b>(b)</b> 50.9 V <b>(c)</b> 33.9 V <b>(d)</b> 32.4 V	
11	When a silicon diode is open, a DMM will generally indicate <b>(a)</b> 0 V <b>(b)</b> OL <b>(c)</b> approximately 0.7 V <b>(d)</b> approximately 0.3 V	
12	If one of the diodes in a bridge full-wave rectifier opens, the output is <b>(a)</b> 0 V <b>(b)</b> one-fourth the amplitude of the input voltage <b>(c)</b> a half-wave rectified voltage <b>(d)</b> a 120 Hz voltage	












5

Refer to Figure 2–98 and draw the following voltage waveforms in relationship to the input waveforms:  $V_{AB}$ ,  $V_{AD}$ , and  $V_{CD}$ . A double letter subscript indicates a voltage from one point to another.



5

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....



.....






7


Determine the output voltage for the circuit in Figure 2–100(a) for each input voltage in (b), (c), and (d).




(a)



(b)



(c)



(d)

7

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....


.....

.....

.....

8

Determine the  $R_L$  voltage waveform for each circuit in Figure 2-102.



8

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....


.....

.....




10


Determine the output voltage waveform for each circuit in Figure 2–104.




(a)



(b)



(c)



(d)

10

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....

.....





